Abstract-A novel mesochronous pipelining scheme is described in this paper. The clock period in the proposed pipeline scheme is determined by the pipeline stage with largest difference between its minimum and maximum delays. This is a significant performance gain compared to conventional pipeline scheme where clock period is determined by stage with the maximum delay. Also, in the proposed scheme the number of pipeline stages and pipeline registers is small and the clock distribution scheme is simpler. An 8×8-bit carry-save adder multiplier has been implemented in mesochronous pipeline architecture using modest TSMC 180nm. The multiplier architecture and simulation results are described in detail in this paper. The pipelined multiplier is able to operate on a clock period of 350ps (2.86GHz), with fewer pipeline stages and pipeline registers.
I. INTRODUCTION
In digital system design, pipelining is implemented to achieve higher throughput. In a pipelined system, switching events must occur in well defined order and at precise time for proper functioning of the system. Clock is a globally distributed signal which controls these switching events. In any digital system, of all data and control signals, clock signal is the one with the largest fan-out, fastest switching rate and is distributed throughout the chip. Since all data synchronization in a pipelined system is based on clock signal, clock uncertainties (skew, jitter) must be controlled for proper functioning of the system.
In recent years due to technology scaling, CMOS devices are becoming fast, reducing the computation times. To achieve higher operational (clock) frequencies digital designers are using ultra-thin super-pipelines, as a result of which the load on the clock distribution is increasing and it is becoming extremely difficult to distribute a clean gigahertz frequency clock signal [1] , [2] . Increasing portion of clock period is also being spent in countering clock uncertainties. Thus the useful portion of clock period available for computation is decreasing. Significant research is being done to counter such uncertainties by design optimization and technology improvements [3] , [4] . Considerable effort has been put into studying various clock distribution schemes like the resistance-capacitance matched tree, the grid, the tree network, and the serpentine. However, the gain from using these schemes is small. Also it is increasingly becoming difficult to study them due to parasitic (resistance, capacitance and inductance) modeling errors. With shrinking feature sizes, the interconnecting wires are becoming thin, long, and highly resistive. With high speed signals having fast rise/fall times running on thin long wires, the inductive component of wire parasitic is gaining significance [5] .
In future, to derive significant performance gains, improved clocking methodology and clock distribution are needed. In this paper we present a pipeline scheme called Mesochronous pipeline (MPP) to achieve higher operational speeds in digital systems. Also this architecture greatly reduces the complexity of clock distribution network. The organization of the paper is as follows. In Section II, the mesochronous pipelining concept is introduced. In Section III and IV, we discuss the implementation and performance of an 8-bit multiplier in the MPP architecture. Finally in Section V, some concluding remarks are presented.
II. THE PROPOSED PIPELINE SCHEME
In a conventional pipeline scheme, a digital system is divided into small sub-systems called pipeline stages separated by pipeline registers. The schematic of an N-stage pipelined system is shown in Fig. 1 . In a pipelined system, pipeline stages operate on different data waves simultaneously and each stage on only one data wave at any given time. Pipeline registers synchronize data movement from one stage to next with reference clock edge. New data is admitted into a stage only after data in that stage has been cleared and latched by the register following it. In a pipelined system, pipeline stage with the longest computation time dictates clock-cycle time for the entire system. The MPP scheme modifies the conventional pipeline scheme to achieve improved performance gains. In the proposed scheme, a logic block operates on more than one data wave simultaneously, which means multiple data waves can exist in a stage at any given time. Clock signal path is also modified in this scheme; clock travels with data. The schematic of this scheme is shown in Fig. 3 . Clock signal path includes delay elements (∆ Si ) which emulate the delay experienced by data in pipeline stages. In this pipelining scheme, higher clock frequencies are possible, complexity of clock distribution is greatly reduced and influence of clock uncertainties is mitigated. The clock period of this system is determined by stage with the largest delay difference and safe time required before a new data wave is admitted into this stage. Delay difference of a stage is the difference between its minimum and maximum propagation delay. The fundamental circuit limitations determine the safe time to separate any two adjacent data waves. Using mathematical analysis [7] the equation for clock period can be written for the MPP scheme as
In (2) . From (2) we see that a smaller delay difference would give a higher clock frequency.
In MPP architecture, as the delay difference (d max(j) -d min(j) ) approaches the timing requirements of the registers (t s , t h ), the registers start to dictate the achievable performance gains. Until this point the focus was on the delay difference and its influence on the clock period, but the flip-flop could well be the deciding factor. Re-writing the (2) as follows the limit on delay difference of combinational logic is established.
( )
So the combinational logic between any two adjacent registers can be varied as long as the above condition is valid. Though the clock period is determined by register, the number of pipeline stages required is less than the number required if implemented in conventional scheme.
III. 8×8-BIT PIPELINED MULTIPLIER
In this section we present a MPP design example. We have chosen a multiplier to illustrate how the proposed architecture impacts the performance of a pipelined system. Carry-Save Adder (CSA) technique is a well known technique that is often used in realizing fast multipliers. Using this technique, in an M-bit multiplier, M layers with 1-bit Full Adders (FA) reduce M-partial products to two partial products. Until this point the data flow is from one layer of adders to next. In the last layer of the multiplier, the two M-bit partial products have to be merged to form the final product. The adder used for the final merging involves data flow within the adder. The carry signal has to propagate through the adder. Data flow within the last layer would make it the bottleneck stage. Fast M-bit adder implementations like carry-look-ahead or carry-select structure can be used to reduce delay in the last layer; these structures increase in complexity for large word lengths and produce diminishing returns. Instead of this, we have chosen to add M-layers of 1-bit Half Adders (HA) to merge the final two partial products. This affects latency and helps to improve throughput. Fig. 4 shows the schematic of the 8×8-bit multiplier implemented in MPP architecture. All the logic enveloped between any two adjacent register stages is considered a single wave-pipelined stage. The placement of the registers will be discussed in Section IV. The basic cells in the multiplier schematic shown in Fig. 4 are FA, HA, flip-flop, AND gate, OR gate, and buffers. The critical path in the multiplier includes FA and HA. The transistor level implementation of the FA is shown in Fig. 5 . In the FA implementation, the inputs A and B are used to generate intermediate signals P and its inverse. Using these intermediate signals and the inputs Cin (carry-in) and B (or A), the outputs Sum and Cout (carry-out) are generated. To avoid unnecessary transitions in output while the intermediate signal P is generated, the inputs Cin and B are also delayed using inverters as shown in Fig. 5 . Also differential implementation has been chosen to speed up the FA and avoid glitches. The FA with a carry-in of logic 0 is used to realize HA.
Since the FA and HA have been implemented in differential version, other basic cells are also differential implementations. The registers in the multiplier were realized using differential positive edge-triggered D flipflop. The flip-flops sample their inputs at the clock rising edge, generate the outputs simultaneously for the next stage. The delay variations in the inputs to the flip-flops are eliminated when presented to the next stage. An improved version of Sense Amplifier based Flip-Flop (SAFF) with complementary push-pull [8] is the flip-flop implemented in the multiplier. Since differential implementation has been chosen for FA, the SAFF is a good choice for this system due to its differential implementation. It uses single-phase clock and is a small load on clock network. This flip-flop also has short setup and hold times.
IV. PERFORMANCE ANALYSIS
Simulations have been performed on multiplier layout in TSMC 180nm (drawn length 200nm, 1.8V supply voltage) CMOS technology, using SpectreS under Cadence environment. The performance of the basic cells is presented in this section.
A. Full Adder
A number of simulations have been performed on the full adder to precisely characterize performance of this cell. Iterative process has been used to optimize the transistor sizes to achieve minimum propagation delay and delay variation. There are a total of 56 transitions possible for the 3 inputs to a full adder. Of these 56 transitions, only 32 transitions trigger a transition on the Sum (S) and/or Carry (Co) output. For these 32 transitions propagation delay of the full adder was measured. The propagation delay for the full adders varied from 210ps (d min ) to 280ps (d max ), resulting in a maximum delay variation of 70ps. Internal node constraints dictate the rate at which new inputs can be applied to the full adder and from simulations it was observed that the fastest rate at which inputs could be applied is once every 175ps.
B. Sense Amplifier based Flip-Flop (SAFF)
The transistor sizes in SAFF [8] have been determined through an iterative process with knowledge of input signal driving strength and output drive needed. Simulations have been performed to determine the setup time (t s ), hold time (t h ) and clock-to-output delay (D R ) and are approximately 10ps, 130ps and 295ps respectively. Simulations performed on the flip-flop revealed that the clock high time must be at least 160ps. Assuming a 50% duty cycle minimum clock period required is 320ps.
C. Multipler
Simulations performed on the flip-flop revealed that the bottleneck in the system is the register, which dictated the minimum clock period time. Though the FA can accept inputs every 175ps, the flip-flop requires at least 320ps between successive samples. So, instead of logic dictating the clock period in the multiplier, the clock period (determined by flip-flop) determines the amount of logic that can be enclosed between any two adjacent registers. This is given by (3) . Since the clock period has to be at least 320ps, compensating for possible clock uncertainties a clock period of 350ps (≈2.86GHz) (T clkw ) was targeted. Using the flip-flop delays obtained from simulations and (3) we know that the logic enclosed between any two adjacent register stages must have a delay difference less than . The placement of registers as shown in Fig. 4 is based on this calculated limit on delay difference. The logic enclosed between any two adjacent register stages is wave pipelined and has a delay difference less than 190ps.
Some of the simulation waveforms are shown in Fig. 6 to illustrate the delay variation concept. The waveforms shown in Fig. 6 are of the first stage of multiplier. There are four data waves simultaneously present in the first stage. In Fig.  6 at label (A) are the input waves to the first stage of the multiplier. Each data wave passes through the logic blocks shown in Fig. 4 , and as the wave propagates, each data path adds different delay. As a result the delay variation of the data waves increases. In Fig. 6 at label (B) are the data waves with delay variations at the end of first stage (inputs to second register stage). Since the delay variation at this point is close to the calculated limit, a register stage is used to synchronize the data waves. The synchronized data waves as stored by the second register stage and presented to second stage at label (C) in Fig. 6 . All the delay variations in the data waves from first stage are eliminated when presented to second stage.
Simulations performed on the entire system revealed that the system can successfully perform 8×8-bit multiplications every clock period i.e. 350ps, with only 4 wave-pipelined stages and 5 register stages. The load on the clock network is also small. Using the simulation results of the basic cells, performance of a super-pipeline implementation of the same multiplier can be accurately predicted. Best performance in conventional pipeline implementation would be possible if each layer of FA/HA is a pipeline stage. In such an implementation the number of pipeline stages would be 16 and number of register stages would be 17. The clock distribution in such an implementation would be complex. According to (1), the achievable clock period is only 595ps. Clearly a significant portion of clock period is lost in the register delay.
V. CONCLUDING REMARKS
In this paper, novel mesochronous pipeline (MPP) architecture has been presented which achieves better performance compared to conventional pipeline architecture. Following are its features.
• Shorter clock period (T clkw ). The clock period in MPP architecture is determined by the pipeline stage with the largest difference between its minimum and maximum propagation delay. So, smaller clock periods are possible.
• Smaller number of pipeline registers. The performance achieved in conventional pipeline scheme can be easily achieved using MPP scheme with fewer pipeline stages and pipeline registers.
• Simpler clock distribution. The clock signal in the proposed scheme travels along with data greatly reducing the complexity of clock distribution. • Fast multiplier (350ps clock period) . A MPP implementation of a 8×8-bit carry-save adder multiplier using modest TSMC 180nm CMOS technology, is able to operate on a short clock period 350ps (2.86GHz). If implemented in conventional pipeline scheme, the best clock period achievable is 595ps. Fig. 6 . Simulation waveforms.
